





CMOS technology

- leakage
- isolation
- par capacitance


Leakage



per capacitance
inverter




f_{max} depends on C that depends on the contact




regions perimeter that has to be reduced

RESISTORS

Are fabricated in different manners, the simplest way is (psub technology):



m-well is fabricated in the same way of the one for PMOS transistors



resistivity of m-well

$$R_{AB} = \rho \cdot \frac{L}{W \cdot t} = R_s \frac{L}{W}$$


$$R_s = \frac{\rho}{t} \left[\frac{\Omega}{\square} \right]$$

SHEET RESISTANCE

R_s

R_s depends on tech process, we can only decide W and L

top view (layout view)



We have to decide the number of squares: N_{\square}


$$\text{So } [R_s] = \left[\frac{\Omega}{N_{\square}} \right]$$

Ex: if $w = 1\mu\text{m}$ and $N_{\square} = 6$


discrez
su
area res.

if $w = 3\mu\text{m}$ and $N_{\square} = 6$


Quindi: $R_s = \text{COSTANTE} \cdot \frac{1}{w}$?




Fabrication tolerances



area of this
part is elements
differs from sample



It's better to use wider resistor because the width of parasitics elements is negligible respect to the considered nominal width, hence, for small W , R_s has a larger uncertainty.




$t \rightarrow$ change for every element
 so $t + \Delta t$
 $\rho + \Delta \rho \Rightarrow \frac{\Delta R}{R} \approx 30\%$

Temperature effect


$$R_{AB}(T) = R_0 (1 + k_T \Delta T), \quad k_T = 0,3\% / ^\circ e$$

$V_{r,sub}$



$V_{R,sub}$ is responsible of resistor tickness variation



$$R_{AB} = f(V_{R,sub})$$




For example, considering a 128 bit DAC with all same values nominal resistances, the variation of $V_{R,sub}$ for each resistance makes the real values differ from each other



$$R_i = \rho \frac{L_i}{t_i W_i}$$

↳ consider only t_i affected by error



t_0 = thickness when $V_{R,sub} = 0$

$$t_i = t_0 - x_d$$

Considering only t_i parameter varying for each resistor we can write:

$$\frac{R_{128}}{R_1} = \frac{\frac{\rho}{t_{128}} \cdot \frac{L_{128}}{W_{128}}}{\frac{\rho}{t_1} \cdot \frac{L_1}{W_1}} = \frac{t_1}{t_{128}} = \frac{t_0 - x_{d1}}{t_0 - x_{d128}}$$

$$x_d = \left[\frac{2 \epsilon_0 \epsilon_r}{q N_D} (V_{R,sub} + \phi_0) \right]^{\frac{1}{2}}$$

$$\Rightarrow \frac{R_{128}}{R_1} \approx 1 + \frac{1}{t_0} \left(\frac{2 \epsilon_0 \epsilon_r}{q N_D} \cdot \phi_0 \right)^{\frac{1}{2}}$$

$$\cdot \left[\left(1 + \frac{V_2}{\phi_0} \right)^{\frac{1}{2}} - \left(1 + \frac{V_1}{\phi_0} \right)^{\frac{1}{2}} \right]$$

t_0

$$t_0 = 2 \mu m$$


$$N_D = 10^{16} \cdot \text{cm}^{-3}$$

$$\phi_0 = 0,7 \text{ V}$$

$$\Rightarrow \frac{R_1}{R_{23}} \approx 0,6$$

$$V_1 = 1 \text{ V}, \quad V_2 = 2 \text{ V}$$

Important: $R_{ab} = f(V_{r,sub})$, f is NOT A LINEAR FUNCTION. Is bad because many analog systems are based on reference resistors. For example:



$$i_{ref} = \frac{V_{ref}}{R_o(V_{r,sub})}$$


V_A and V_B influences $V_{r,sub}$

$$V_B = 0 \Rightarrow \text{ok} \quad \text{but} \quad V_A = V_{ref}$$

this produces a non homogeneous thickness loop
the resistor width provoked by a non
homogeneous depletion region

$$V_{ref}$$





This behaviour can be modeled using two coefficients

B_e and k_v giving us:


$$R_{AB} = R_0 [1 + B_e (V_{x,sub} - V_{sub}) + k_v (V_A - V_B)]$$

for n-well resistors $B_e \approx k_v \approx 10^4 \div 10^5 \text{ ppm/V}$


we can solve this problem:

I. INCREASING DOPING CONCENTRATION IN THE N REGION since thickness depends on doping level.


For n-diffused resistors it looks like:



The major part of the current flowing into the resistor flows through the highly




V_{BL} has to be: $V_{BL} > V_A$ or V_B
 otherwise the resistor will become a
 short circuit. A solution is to connect
 BL to A




in this way voltages between resistor and substrate does not affect the resistor value.

Drawback: this technique generates a parasitic capacitance from substrate to ground limiting the bandwidth of the circuit in which it's putted.



POLYSILICON RESISTORS

Instead of placing poly layer on the gate oxide it is placed on the field oxide.
 Capacitance between R and the sub is small because of FOX



_____ p_{sub}

$$R_s \hat{=} 20 \div 80 \Omega/\square$$


$$k_T = +0,1\% / ^\circ C$$

$$\frac{\Delta R}{R} = 20\% \quad \text{still high}$$

$$B_C \hat{=} k_V \hat{=} 100 \text{ ppm}/V \quad \text{good}$$

POLY_H RESISTOR

They have a big sheet resistance R_s



very affected by $V_{r,sub}$

B_y and K_V high

Effective resistance is limited by the effect of depletion region in poly

$$R_s = 1 \div 10k \Omega/\square$$

$$\frac{\Delta R}{R} = \pm 30\%$$

$$k_T = -0,3\%/e$$

$$B_c \approx k_V = 100 \text{ ppm/V}$$