


T1

a) ENUNCIATE THE ELMORE'S THEOREM AND THE CONDITION THAT MUST BE FULLFILLED TO BE VALID

- CONDITION:
- 1- THE NETWORK HAS A SINGLE INPUT NODE
  - 2- ALL THE CAPACITANCE ARE BETWEEN A NODE AND GROUND
  - 3- THE NETWORK DOES NOT CONTAIN ANY RESISTIVE LOOP

THE ELMORE THEOREM ALLOWS TO ASSESS THE DELAY OF A NETWORK BY EVALUATING THE FIRST-ORDER TIME CONSTANT OF THE NETWORK (WHICH IS EQUIVALENT TO THE FIRST MOMENT OF THE IMPULSE RESPON)

b) APPLY THE THEOREM TO STIMATE THE DELAY OF A WIRE FEATURING A LENGTH L, A SPECIFIC CAPACITANCE PER UNIT LENGTH C' AND A SPECIFIC RESISTANCE PER UNIT LENGTH




$$V_{out} = CR + 2CR + 3CR + \dots + NCR$$

$$= \frac{N(N+1)}{2} CR$$

WITH  $C = \frac{C'L}{N} = \frac{C'L}{N}$  AND  $R = \frac{R'L}{N} = \frac{R'L}{N}$

$$t_{opt} = \frac{N(N+1)}{2} \frac{C'L}{N} \frac{R'L}{N} = \frac{(N+1)}{2N} C'R'L^2 \text{ FOR } N \text{ LARGE } t_{out} \approx \frac{C'R'L^2}{2} = \frac{C_W R_W}{2}$$

c) ESTIMATE THE DELAY OF THE WIRE WITH A LUMPED MODEL ( $R_W = R'L$  AND  $C_W = C'L$ ) AND COMPARE THE RESULT WITH THE ONE OBTAINED ANSWERING THE PREVIOUS QUESTION



$$t_{lp} = \ln(2) [C_{int} R_{eq} + C_W (R_W + R_{eq})]$$

THE LUMPED RC MODEL OVERESTIMATES THE DELAY SINCE WE GET A TIME CONSTANT RC, WHILE WITH THIS MORE ACCURATE MODEL THAT RESEMBLES A DISTRIBUTED LINE WE GET  $\frac{RC}{2}$

T2

a) WHICH ARE THE THREE CONTRIBUTIONS TO POWER CONSUMPTION OF A DIGITAL CIRCUIT? INSTANTANEOUS POWER, MAXIMUM POWER, AVERAGE POWER

TWO CONTRIBUTION DEPEND ON THE OPERATING FREQUENCY OF THE CIRCUIT. EXPLAIN BRIEFLY THEIR DEPENDENCY ON THE FREQUENCY WITH WHICH THE CIRCUIT IS RUN

CONSIDER A SIMPLE RC NETWORK DRIVEN BY A VOLTAGE GENERATOR THAT TRANSITIONS ABRUPTLY FROM 0V AND  $V_{DD}$  AND LET'S EVALUATE THE ENERGY DISSIPATED BY THE GENERATOR ITSELF. SO  $E = C_L \cdot V_{DD}^2$ . IF THE CHARGING ENERGY OF THE CAPACITANCE IS REPEATED PERIODICALLY WITH A FREQUENCY  $f_0 \rightarrow 1/T$ , THE RELATED POWER CONSUMPTION IS  $P = C_L V_{DD}^2 f_0 \rightarrow 31$


HOW DOES THE DOMINANT CONTRIBUTION TO THE POWER CONSUMPTION BEHAVE WITH THE TECHNOLOGY SCALING? CONSIDER THE OPERATING FREQUENCY CONSTANT IS DEPEND ON THE SCALING AND INCREASE LINEARLY WITH ITS  $Pd$  S BECAUSE THE SPEED OF CIRCUIT IS INCREASE

T3


a) WHAT IS THE MAIN VANTAGE OF AN ASYNCHRONOUS COUNTER WITH RESPECT TO A SYNCHRONOUS COUNTER? AND THE MAIN DOWNSIDE?

IN THE ASYNCHRONOUS COUNTER MAIN CLOCK IS ONLY APPLIED TO THE FIRST FLIP-FLOP AND THEN FOR THE REST OF FLIP-FLOPS THE OUTPUT OF PREVIOUS FLIP-FLOP IS TAKEN AS A CLOCK BUT THERE IS HIGH PROPAGATION DELAY

b) DESIGN A MOD-4 ASYNCHRONOUS DOWN COUNTER USING POSITIVE EDGE TRIGGERED FLIP-FLOP



c) DESIGN A DYNAMIC POSITIVE EDGE-TRIGGERED D FLIP-FLOP



d) CONSIDER THE DESIGNED FLIP-FLOP, IMPLEMENTED IN THE REFERENCE INTEL 0,25  $\mu\text{m}$  WITH ALL NMOS AND PMOS TRANSISTORS FEATURING AN ASPECT RATIO OF 3 AND 1, RESPECTIVELY. ASSUMING CONSTANT D INPUT AND A CLOCK RUNNING AT 2 GHz, ESTIMATE THE POWER CONSUMPTION CONSIDERING THE GATE CHARGES GENERATED BY AN IDEAL INVERTER.

$$C_{\text{int}}^{(1)} = C_{\text{int}}^{(1)} = C \left[ \left( \frac{W}{L} \right)_n + \left( \frac{W}{L} \right)_p \right] L_{\text{MIN}} = 2 \rho F$$

$$P = \left[ \frac{3}{6} C_{\text{G}}^{(1)} + \frac{3}{6} C_{\text{G}}^{(1)} + \frac{1}{6} C_{\text{G}}^{(1)} + \frac{1}{6} C_{\text{G}}^{(1)} \right] V_{\text{DD}}^2 \cdot f = 500 \mu\text{W}$$

### TU

a) WHEN THE FIRST BIPOLAR TRANSISTOR WAS INVENTED AND BY WHO? 1948 FROM WALTER BRATTAIN AND JOHN BARDEEN AND SHOCKLEY.

b) WHO DESIGNED THE FIRST INTEGRATED CIRCUIT (IC) TO BE HONEST TWO EXAMPLES WERE DIFFERENT ENGINEERS INDEPENDENTLY IN A SPAN OF 6 MONTHS. DO YOU REMEMBER WHEN THIS HAPPENED AND WHO? JACK KILBY AND BOB NOICE IN 1958.

c) IN THE BEGINNING THE FIRST ICs WERE MADE OF BIPOLAR TRANSISTORS, THEN IN 1960s TRANSISTORS WAS DEVELOPED AND FROM LATE 1960s THIS KIND OF TRANSISTOR OVERWHELMED THIS WAS DUE ALSO TO THE TECHNOLOGY DEvised BY FEDERICO FAGGIN THAT ALLOWED MOS TRANSISTORS. WHAT WAS THE PROBLEM OF THE MOS TRANSISTORS AND WHAT TECHNOLOGY PERFECTIONED THE SELF-ALIGN GATE TECHNOLOGY TO IMPLEMENT RELIABLE ICs?

d) WHAT DID GORDON MOORE STATE IN 1965 (THE FAMOUS MOORE'S LAW) AND THAT HAS BEEN TRUE FOR MORE THAN 5 DECADES?

EVERY 2 YEARS THE MINIMUM LENGTH OF THE TRANSISTOR WOULD SCALE-DOWN BY A FACTOR OF 2 (AREA SCALES BY A FACTOR OF 4).

e) WHAT KIND OF MOS TRANSISTORS ARE NOWADAYS USED BY THE MAIN SEMICONDUCTOR COMPANIES (INTEL, SAMSUNG, TSMC, APPLE, BROADCOM)? P-MOS.