


# MEMORIES


## E FROM



www.unidocs.it - Appunti e dispense per superare i tuoi esami universitari

www.unidocs.it - Appunti e dispense per superare i tuoi esami universitari

# Decodifica



# HOT ELECTRON PRODUCTION

FAMOS TRANSISTOR A HIGH VOLTAGE  $V_{DS} \gg V_{GS}$  IS APPLIED CHANNEL. ANOTHER HIGH VOLTAGE SOURCE, CAPABLE OF ACCELERATING ELECTRONS TO THE CHANNEL, SOME ELECTRONS ARE TRAPPED TO FORM A NEGATIVE CHARGE LAYER ON THE CHANNEL SURFACE ENOUGH TO INVERT THE CHANNEL.

# TUNNELING/Fowler-Nordheim


TRANSISTORS TO MOVE ELECTRONS, EITHER THROUGH OR OVER A BARRIER WITH TUNNELING. IN THE FIRST CASE THE BARRIER HEIGHT IS LOW ENOUGH FOR ELECTRONS TO TUNNEL THROUGH, IN THE SECOND CASE, THE BARRIER IS TOO HIGH AND ELECTRONS MUST TUNNEL THROUGH THE BARRIER.

SAM

0.62y

$U_2$

$U_{DD}$




### QUESTION 13

CAM

B2

$U_2$

$U_{DD}$



→ MATCH: ALL WORDS

CHANGING BIT CELL'S CO TO VDD, AND BIT LINES

AND ITS COMPLEMENT

• WHEN DATA TO 0. N5 IS ON AND N6 IS AT 0, SO N7 IS OFF AND RESULTING IN A HIT.

• WHEN 1 AND 1 IS CONNECTED TO B2 AT

• WHEN 1 AND 0 IS AT 1, SO N7 IS ON IN A MISS.

• WHEN 0 AND 1, IS B2 AT 1, RESULT IS

## CACHE

→ DIRECT MAPPING:

STORED IN THE SAME

FIELDS, THE LOWEST

WITHIN A LINE THE MOST

# DRAM ACCESS

→ FAST PAGE: AFTER A NEW OPERATION CAN BE PERFORMED, CHANGING THE ADDRESS COLUMN, AND THEN REACTING OUT NEED TO BE CONTINUED.


→ EXTENDED DATA: IMPLEMENT SORT OF A PIPELINE WHERE THE NEXT COLUMN ADDRESS IS PREPARED.

→ SYNCHRONOUS DRAM: OPERATIONS SHOULD BE ACCOMPLISHED STARTING COLUMN ADDRESS TO OPERATE ON SUCCESSIVE EDGE OF THE CLOCK.


→ DOUBLE DATA RATE IN MULTIPLE CLOCK EDGE

# PROGRAMMABLE LOG

## ROM



→ DISADVANTAGES: ME  
 OF INPUTS.



# CPLD

→ COMPUTATION BLOCKS


MACRO CELLS AND MACRO

→ I/O BLOCK: CONFIG

EXTERNAL PINS (INPUT, OUTPUT)

# INTERCONNECTIONS


## UART



$$\text{BAUD RATE} = \text{NOMINAL}$$

# I2C

150



MASTER


SLAVE A

SLAVE B

ACK  
DATA


THE TARGET SLAVE ADDRESS BIT FOLLOWING (R/W), AND

- DATA: MASTER SENDS DATA AND ACK.
- STOP: MASTER KEEPS SCL HIGH, THEN PULLS IT LOW.
- RESTART: MASTER DOESN'T BECOME SLAVE.



CLOCK STRETCHING WHEN SLAVE IS ALLOWED TO ACTIVATE ITS OWN DRIVING LOGIC 0, SO IT

# Eye Diagram




# ENCODINGS

- NON RETURN TO ARE USED, AN BIT VALUE WHEN A BIT VALUE CHANGES VALUE KEEPS THE VALUE
- RETURN TO ZERO ARE USED (UNIPOLAR) THE OTHER BIT VALUES LEVELS ARE USED (BIPOLAR) TO A POSITIVE OR NEGATIVE
- MULTI LEVEL LEVELS. THE BIT VALUE 1 INSCRIBED DIRECTION DEPENDS ON
- MANCHESTER: DATA PHASE MODULATION REGARDLESS OF BIT
- BIPHASE (BIPOLAR) - THE BEGINNING OF THEIR THE MIDDLE. LOGIC 0

# POWER MANAGEMENT

## Low Side mpm BS




CUT-OFF

SATURATION


$I_B$  SHOULD NOT EXCEED  $I_B \times I_{CH} \Rightarrow \frac{V_{OH} - V_{BE}}{R_B}$


HIGHER  $R_B$ : LOWER

$$I_{DS} = \mu C_{ox} \frac{W}{L} [(V_{GS} - V_{TH}) V_{DS}]$$



## High Side mpm BJT





$$R_{B1} = \frac{V_{BE1}}{I_{B1}}$$



$R_{B1}$

COMPUTE NEEDED BASE

$$I_{B2} \gg \frac{I_{C2}}{\beta_2}, I_C$$

COMPUTE BASE R

$$\Delta I_2(t) = \frac{1}{2} \Delta V_{out} = \frac{1}{2} \Delta V_{in}$$


$$\Delta I_{2OFF} = I_{2N}$$

$$I_{2max} = I_{out} + \frac{\Delta I_2}{2}$$

$$2 > \frac{(1-\delta) V_{out}}{2 I_{out} R_{sw}}$$


$$\Delta V_{out} = \frac{\Delta I_2}{8C R_{sw}}$$

## BOOST (STEP UP)




# AB AND DA CONVER

## UNIFORM QUANTITIES




## WEIGHTED QUANTITIES



# STAIRCASE ADC


# ADC




$$T_{CONV} = 2^M \cdot T_{CLK}$$

# SAR ADC


# ADC



# DELTA ( $\Delta$ ) ADC



# Sample & Hold Error



# Acquisition time $t_{acq}$

After pedestal's settling edge, second order oscillations prevent the immediate of a conversion

that limits the maximum sampling frequency

### Drift

Small leakage current during hold phase

$$\frac{dV_{out}}{dt} = \frac{I_{leak}}{C_{in}}, \Delta V_{out}(t) = \frac{I_{leak} t}{C_{in}}$$


Maximum voltage change

$$\Delta V_d = \frac{I_{leak} t_{conv}}{C_{in}}$$


### Feedthrough

Changes on input signal induce a charge injection

# PERIPHERALS INTEGRATED CIRCUIT



# PERIPHERAL



# GPIO

